An interconnect topology optimization by a tree transformation

Authors:
Naofumi Tsujii;Katsutoshi Baba;Shuji Tsukiyama
Affiliations:
Dept. of Electrical and Electronics Eng., Chuo University, 1-13-27 Kasuga, Bunkyo-ku, Tokyo 112-8551, Japan;Fujitsu Corp., Japan and Dept. of Electrical and Electronics Eng., Chuo University, 1-13-27 Kasuga, Bunkyo-ku, Tokyo 112-8551, Japan;Dept. of Electrical and Electronics Eng., Chuo University, 1-13-27 Kasuga, Bunkyo-ku, Tokyo 112-8551, Japan
Venue:
ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Year:
2000

Performance-driven interconnect design based on distributed RC delay model

DAC '93 Proceedings of the 30th international Design Automation Conference
Minimal delay interconnect design using alphabetic trees

DAC '94 Proceedings of the 31st annual Design Automation Conference
Interconnect design for deep submicron ICs

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Routing tree topology construction to meet interconnect timing constraints

ISPD '98 Proceedings of the 1998 international symposium on Physical design
PRIMO: probability interpretation of moments for delay calculation

DAC '98 Proceedings of the 35th annual Design Automation Conference
Near-optimal critical sink routing tree constructions

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Hi-index	0.00