Heterogeneous Simulation—Mixing Discrete-Event Models with Dataflow
Journal of VLSI Signal Processing Systems - Special issue on the rapid prototyping of application specific signal processors (RASSP) program
Hardware-software co-design of embedded systems: the POLIS approach
Hardware-software co-design of embedded systems: the POLIS approach
Hardware/software co-design of an ATM network interface card: a case study
Proceedings of the 6th international workshop on Hardware/software codesign
Models and languages for parallel computation
ACM Computing Surveys (CSUR)
Hardware/software co-synthesis with memory hierarchies
Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Communication synthesis for distributed embedded systems
Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
The Verilog hardware description language (4th ed.)
The Verilog hardware description language (4th ed.)
ECL: a specification environment for system-level design
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Turning clockwise: using UML in the real-time domain
Communications of the ACM
Frequency interleaving as a codesign scheduling paradigm
CODES '00 Proceedings of the eighth international workshop on Hardware/software codesign
A codesign virtual machine for hierarchical, balanced hardware/software system modeling
Proceedings of the 37th Annual Design Automation Conference
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Modeling and simulation of steady state and transient behaviors for emergent SoCs
Proceedings of the 14th international symposium on Systems synthesis
Multi-Level Modeling of Software on Hardware in Concurrent Computation
IPDPS '02 Proceedings of the 16th International Parallel and Distributed Processing Symposium
The design context of concurrent computation systems
Proceedings of the tenth international symposium on Hardware/software codesign
Layered, Multi-Threaded, High-Level Performance Design
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Embedded Systems Design
| Hi-index | 0.00 |
We introduce the foundation of a system modeling environment targeted at capturing the anticipated interactions of hardware and software behaviors — not just their co-execution. Key to our approach is the separation of external and internal design testbenches. We use a frequency interleaved scheduling foundation ideally suited to our approach because it allows unrestricted hardware and software modeling, a mix of untimed and timed software, and a layered approach using software schedulers and protocols to resolve software to resource time budgets. We illustrate our approach by discussing how architectural corner cases that arise due to interacting hardware and software behaviors can be a meaningful digital modeling concept. In addition to characterizing the response of a system when viewed as a black box, we characterize the response of the design to anticipated design changes. We include examples and simulation results.