Adoption of OPC and the impact on design and layout

  • Authors:
  • F. M. Schellenberg;Olivier Toublan;Luigi Capodieci;Bob Socha

  • Affiliations:
  • Mentor Graphics, 1001 Ridder Park Dr., San Jose, CA;Mentor Graphics, 1001 Ridder Park Dr., San Jose, CA;ASML MaskTools, 4800 Great America Parkway, Santa Clara, CA;ASM Lithography, 4800 Great America Parkway, Santa Clara, CA

  • Venue:
  • Proceedings of the 38th annual Design Automation Conference
  • Year:
  • 2001

Quantified Score

Hi-index 0.00

Visualization

Abstract

With the adoption of various combinations of resolution enhancement techniques (RET) for IC lithography, different process constraints are placed on the IC layout. The final layout used for mask production is dramatically different than the original designer's intent. To insure that EDA tools developed for applying RET techniques can have optimal performance, layout methodology must change to create a ture “target” layer that represents the actual design intent. Verification of the final layout is then expanded from LVS and DRC to also include lithography process simultion, which compares results to this desired “target” and governs the application of RET.