FLASH vs. (Simulated) FLASH: closing the simulation loop

  • Authors:

  • Jeff Gibson;Robert Kunz;David Ofelt;Mark Horowitz;John Hennessy;Mark Heinrich

  • Affiliations:

  • Computer Systems Lab, Stanford University, Stanford, CA;Computer Systems Lab, Stanford University, Stanford, CA;Computer Systems Lab, Stanford University, Stanford, CA;Computer Systems Lab, Stanford University, Stanford, CA;Computer Systems Lab, Stanford University, Stanford, CA;Computer Systems Lab, School of Electrical & Computer Engineering, Cornell University, Ithaca, NY

  • Venue:
  • ASPLOS IX Proceedings of the ninth international conference on Architectural support for programming languages and operating systems
  • Year:
  • 2000

Quantified Score

Hi-index 0.02

Visualization

Abstract

Simulation is the primary method for evaluating computer systems during all phases of the design process. One significant problem with simulation is that it rarely models the system exactly, and quantifying the resulting simulator error can be difficult. More importantly, architects often assume without proof that although their simulator may make inaccurate absolute performance predictions, it will still accurately predict architectural trends.This paper studies the source and magnitude of error in a range of architectural simulators by comparing the simulated execution time of several applications and microbenchmarks to their execution time on the actual hardware being modeled. The existence of a hardware gold standard allows us to find, quantify, and fix simulator inaccuracies. We then use the simulators to predict architectural trends and analyze the sensitivity of the results to the simulator configuration. We find that most of our simulators predict trends accurately, as long as they model all of the important performance effects for the application in question. Unfortunately, it is difficult to know what these effects are without having a hardware reference, as they can be quite subtle. This calls into question the value, for architectural studies, of highly detailed simulators whose characteristics are not carefully validated against s real hardware design.