Integer multiplication and division on the HP precision architecture
ASPLOS II Proceedings of the second international conference on Architectual support for programming languages and operating systems
Reduced instruction set computers
Communications of the ACM - Special section on computer architecture
The art of computer programming, volume 2 (3rd ed.): seminumerical algorithms
The art of computer programming, volume 2 (3rd ed.): seminumerical algorithms
Introduction to Arithmetic for Digital Systems Designers
Introduction to Arithmetic for Digital Systems Designers
ACM SIGARCH Computer Architecture News
Measurement and analysis of instruction use in the VAX-11/780
ISCA '82 Proceedings of the 9th annual symposium on Computer Architecture
Hardware/software tradeoffs for increased performance
ASPLOS I Proceedings of the first international symposium on Architectural support for programming languages and operating systems
ASPLOS I Proceedings of the first international symposium on Architectural support for programming languages and operating systems
Empirical analysis of the mesa instruction set
ASPLOS I Proceedings of the first international symposium on Architectural support for programming languages and operating systems
Analysis and performance of computer instruction sets.
Analysis and performance of computer instruction sets.
Comparative analysis of computer architectures
Comparative analysis of computer architectures
Micro-optimization of floating-point operations
ASPLOS III Proceedings of the third international conference on Architectural support for programming languages and operating systems
Radix-16 Signed-Digit Division
IEEE Transactions on Computers
DAC '96 Proceedings of the 33rd annual Design Automation Conference
Evaluation of Fast Rotation Methods
Journal of VLSI Signal Processing Systems - special issue on CORDIC
Loop Coalescing and Scheduling for Barrier MIMD Architectures
IEEE Transactions on Parallel and Distributed Systems
Some Optimizations of Hardware Multiplication by Constant Matrices
IEEE Transactions on Computers
Compiling for reconfigurable computing: A survey
ACM Computing Surveys (CSUR)
Strength reduction of integer division and modulo operations
LCPC'01 Proceedings of the 14th international conference on Languages and compilers for parallel computing
| Hi-index | 0.01 |
In recent years, many architectural design efforts have focused on maximizing performance for frequently executed, simple instructions. The authors describe how a small set of primitive instructions combined with what is considered careful frequency analysis and clever programming allows the Hewlett-Packard (HP) Precision Architecture integer multiplication and division implementation to provide adequate performance at little or no hardware cost.