A Probabilistic Power Prediction Tool for the Xilinx 4000-Series FPGA

Authors:
Timothy Osmulski;Jeffrey T. Muehring;Brian Veale;Jack M. West;Hongping Li;Sirirut Vanichayobon;Seok-Hyun Ko;John K. Antonio;Sudarshan K. Dhall
Affiliations:
-;-;-;-;-;-;-;-;-
Venue:
IPDPS '00 Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing
Year:
2000

Citing 3
Cited 4

Estimation of circuit activity considering signal correlations and simultaneous switching

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Low-Power Divider

IEEE Transactions on Computers
Probabilistic Treatment of General Combinational Networks

IEEE Transactions on Computers

Dynamic power consumption in Virtex™-II FPGA family

FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
A Tool for Activity Estimation in FPGAs

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Cycle-Accurate Energy Measurement and Characterization of FPGAs

Analog Integrated Circuits and Signal Processing
Power Modeling and Characterization of Computing Devices: A Survey

Foundations and Trends in Electronic Design Automation

Quantified Score

Hi-index	0.00

Visualization

Abstract

The work described here introduces a practical and accurate tool for predicting power consumption for FPGA circuits. The utility of the tool is that it enables FPGA circuit designers to evaluate the power consumption of their designs without resorting to the laborious and expensive empirical approach of instrumenting an FPGA board/chip and taking actual power consumption measurements. Preliminary results of the tool presented here indicate that an error of less than 5% is usually achieved when compared with actual physical measurements of power consumption.