BMDs Can Delay the Use of Theorem Proving for Verifying Arithmetic Assembly Instructions

A decision procedure for bit-vector arithmetic

DAC '98 Proceedings of the 35th annual Design Automation Conference

Formal verification of word-level specifications

DATE '99 Proceedings of the conference on Design, automation and test in Europe

Dynamic minimization of word-level decision diagrams

Proceedings of the conference on Design, automation and test in Europe

Minimization of word-level decision diagrams

Integration, the VLSI Journal

Efficient Dynamic Minimization of Word-Level DDs Based on Lower Bound Computation

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors