Power Consumption Estimation of a C Program for Data-Intensive Applications

Authors:
Eric Senn;Nathalie Julien;Johann Laurent;Eric Martin
Affiliations:
-;-;-;-
Venue:
PATMOS '02 Proceedings of the 12th International Workshop on Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation
Year:
2002

Citing 5
Cited 4

Power analysis of embedded software: a first step towards software power minimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low-power design
An empirical comparison of algorithmic, instruction, and architectural power prediction models for high performance embedded DSP processors

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
The design and use of simplepower: a cycle-accurate energy estimation tool

Proceedings of the 37th Annual Design Automation Conference
Function-level power estimation methodology for microprocessors

Proceedings of the 37th Annual Design Automation Conference
Wattch: a framework for architectural-level power analysis and optimizations

Proceedings of the 27th annual international symposium on Computer architecture

Integrating functional and power simulation in embedded systems design

Journal of Embedded Computing - Low-power Embedded Systems
Hybrid functional- and instruction-level power modeling for embedded and heterogeneous processor architectures

Journal of Systems Architecture: the EUROMICRO Journal
A precise high-level power consumption model for embedded systems software

EURASIP Journal on Embedded Systems
Hybrid functional and instruction level power modeling for embedded processors

SAMOS'06 Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

A method for estimating the power consumption of an algorithm is presented. The estimation can be performed both from the C program and from the assembly code. It relies on a power model for the targeted processor. Without compilation, several targets can be compared at the C-level in order to rapidly explore the design space. The estimation can be refined afterwards at the assembly level to allow further code optimizations. The power model of the Texas Instrument TMS320C6201 is presentedas a case study. Estimations are performed on real-life digital signal processing applications with average errors of 4.2 % at the C-level, and 1.8 % at the assembly level.