Combinatorial algorithms for integrated circuit layout
Combinatorial algorithms for integrated circuit layout
The Transmogrifier-2: a 1 million gate rapid prototyping system
FPGA '97 Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays
Fast integrated tools for circuit design with FPGAs
FPGA '98 Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays
The Verilog hardware description language (4th ed.)
The Verilog hardware description language (4th ed.)
Trading quality for compile time: ultra-fast placement for FPGAs
FPGA '99 Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays
Architecture and CAD for Deep-Submicron FPGAs
Architecture and CAD for Deep-Submicron FPGAs
An Efficient Logic Emulation System
ICCD '92 Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors
Frontier: A Fast Placement System for FPGAs
VLSI '99 Proceedings of the IFIP TC10/WG10.5 Tenth International Conference on Very Large Scale Integration: Systems on a Chip
VPR: A new packing, placement and routing tool for FPGA research
FPL '97 Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications
An Optimized Design Flow for Fast FPGA-Based Rapid Prototyping
FPL '98 Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm
CoMGen: Direct Mapping of Arbitrary Components into LUT-Based FPGAs
FPL '00 Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications
FPGA-Based Emulation: Industrial and Custom Prototyping Solutions
FPL '00 Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications
A Universal CLA Adder Generator for SRAM-Based FPGAs
FPL '96 Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers
A Case Study: Logic Emulation - Pitfalls and Solutions
RSP '99 Proceedings of the Tenth IEEE International Workshop on Rapid System Prototyping
A universal Pezaris array multiplier generator for SRAM-based FPGAs
ICCD '97 Proceedings of the 1997 International Conference on Computer Design (ICCD '97)
Fast place and route approaches for fpgas
Fast place and route approaches for fpgas
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Efficient and effective placement for very large circuits
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
| Hi-index | 0.00 |
In this paper, we present a new placement method which provides short implementation times for today's high capacity FPGAs within a direct mapping environment. We show that using additional component information is beneficial for faster logic block placement. The new placement method reduces the placer's run time by taking the module in- and output interconnections into account.