Correlations between path delays and the accuracy of performance prediction

Authors:
Leendert M. Huisman
Affiliations:
-
Venue:
ITC '98 Proceedings of the 1998 IEEE International Test Conference
Year:
1998

Citing 3
Cited 5

The interdependence between delay-optimization of synthesized networks and testing

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
A unified approach for timing verification and delay fault testing

A unified approach for timing verification and delay fault testing

Accuracy Requirements in At-Speed Functional Test

ITC '99 Proceedings of the 1999 IEEE International Test Conference
At-Speed Structural Test

ITC '99 Proceedings of the 1999 IEEE International Test Conference
Defect-Based Delay Testing of Resistive Vias-Contacts A Critical Evaluation

ITC '99 Proceedings of the 1999 IEEE International Test Conference
System performance management for the S/390 parallel enterprise server G5

IBM Journal of Research and Development
Low-overhead Fmax calibration at multiple operating points using delay-sensitivity-based path selection

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.00

Visualization

Abstract

The correlation between the delays of varioustypes of paths on an Integrated Circuit (IC) is studied.The correlation between delays of differentcritical paths is found to be low. An estimate ismade of the correlation between the maximum frequencyat which the IC can operate and the delayof some specific path on it. This correlationimproves as the number of critical and near criticalpath increases, but will never be perfect.