A CAD framework for generating self-checking multipliers based on residue codes
DATE '99 Proceedings of the conference on Design, automation and test in Europe
Guest Editors' Introduction: Online VLSI Testing
IEEE Design & Test
Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies
VTS '99 Proceedings of the 1999 17TH IEEE VLSI Test Symposium
Evaluating the Fault Tolerance Capabilities of Embedded Systems via BDM
VTS '99 Proceedings of the 1999 17TH IEEE VLSI Test Symposium
A New Method for Concurrent Checking by Use of a 1-out-of-4 Code
IOLTW '00 Proceedings of the 6th IEEE International On-Line Testing Workshop (IOLTW)
A Circuit for Concurrent Detection of Soft and Timing Errors in Digital CMOS ICs
Journal of Electronic Testing: Theory and Applications
A method to cope with soft errors
ICC'07 Proceedings of the 11th Conference on Proceedings of the 11th WSEAS International Conference on Circuits - Volume 11
Reliability challenges of real-time systems in forthcoming technology nodes
Proceedings of the Conference on Design, Automation and Test in Europe
Hi-index | 0.00 |