Hyperthreading Technology in the Netburst Microarchitecture

Authors:
David Koufaty;Deborah T. Marr
Affiliations:
Intel;Intel
Venue:
IEEE Micro
Year:
2003

Citing 7
Cited 32

Simultaneous multithreading: maximizing on-chip parallelism

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
The M-Machine multicomputer

Proceedings of the 28th annual international symposium on Microarchitecture
Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor

ISCA '96 Proceedings of the 23rd annual international symposium on Computer architecture
The Tera computer system

ICS '90 Proceedings of the 4th international conference on Supercomputing
APRIL: a processor architecture for multiprocessing

ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
Piranha: a scalable architecture based on single-chip multiprocessing

Proceedings of the 27th annual international symposium on Computer architecture
A Single-Chip Multiprocessor

Computer

SMTp: An Architecture for Next-generation Scalable Multi-threading

Proceedings of the 31st annual international symposium on Computer architecture
Understanding the energy efficiency of simultaneous multithreading

Proceedings of the 2004 international symposium on Low power electronics and design
A scalable, clustered SMT processor for digital signal processing

MEDEA '03 Proceedings of the 2003 workshop on MEmory performance: DEaling with Applications , systems and architecture
A Million-Fold Speed Improvement in Genomic Repeats Detection

Proceedings of the 2003 ACM/IEEE conference on Supercomputing
Scalable cache memory design for large-scale SMT architectures

WMPI '04 Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture
A chip prototyping substrate: the flexible architecture for simulation and testing (FAST)

ACM SIGARCH Computer Architecture News - Special issue: dasCMP'05
HybDTM: a coordinated hardware-software approach for dynamic thermal management

Proceedings of the 43rd annual Design Automation Conference
Online power-performance adaptation of multithreaded programs using hardware event-based prediction

Proceedings of the 20th annual international conference on Supercomputing
Hyper-threading aware process scheduling heuristics

ATEC '05 Proceedings of the annual conference on USENIX Annual Technical Conference
Trends toward on-chip networked microsystems

International Journal of High Performance Computing and Networking
A case for low-complexity MP architectures

Proceedings of the 2007 ACM/IEEE conference on Supercomputing
The shared-thread multiprocessor

Proceedings of the 22nd annual international conference on Supercomputing
A distributed, simultaneously multi-threaded (SMT) processor with clustered scheduling windows for scalable DSP performance

Journal of Signal Processing Systems - Special Issue: Embedded computing systems for DSP
Performance of commercial multimedia workloads on the Intel Pentium 4: A case study

Computers and Electrical Engineering
Algorithm, software, and hardware optimizations for Delaunay mesh generation on simultaneous multithreaded architectures

Journal of Parallel and Distributed Computing
McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
TRaX: a multicore hardware architecture for real-time ray tracing

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
dmcG: a distributed symbolic model checker based on GreatSPN

ICATPN'07 Proceedings of the 28th international conference on Applications and theory of Petri nets and other models of concurrency
SCMP architecture: an asymmetric multiprocessor system-on-chip for dynamic applications

Proceedings of the Second International Forum on Next-Generation Multicore/Manycore Technologies
Evaluating OpenMP on chip multithreading platforms

IWOMP'05/IWOMP'06 Proceedings of the 2005 and 2006 international conference on OpenMP shared memory parallel programming
Compatible phase co-scheduling on a CMP of multi-threaded processors

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Simultaneous multithreading on x86_64 systems: an energy efficiency evaluation

HotPower '11 Proceedings of the 4th Workshop on Power-Aware Computing and Systems
A fetch policy maximizing throughput and fairness for two-context SMT processors

APPT'05 Proceedings of the 6th international conference on Advanced Parallel Processing Technologies
Static partitioning vs dynamic sharing of resources in simultaneous multithreading microarchitectures

APPT'05 Proceedings of the 6th international conference on Advanced Parallel Processing Technologies
Evaluating performance of BLAST on intel xeon and itanium2 processors

ISPA'04 Proceedings of the Second international conference on Parallel and Distributed Processing and Applications
Software simultaneous multi-threading, a technique to exploit task-level parallelism to improve instruction- and data-level parallelism

PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Extrinsic and intrinsic text cloning

ISCA'10 Proceedings of the 2010 international conference on Computer Architecture
Single assignment C (SAC) high productivity meets high performance: high productivity meets high performance

CEFP'11 Proceedings of the 4th Summer School conference on Central European Functional Programming School
The McPAT Framework for Multicore and Manycore Architectures: Simultaneously Modeling Power, Area, and Timing

ACM Transactions on Architecture and Code Optimization (TACO)
MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP

MICRO-45 Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture
Hazard driven test generation for SMT processors

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Fast fingerprint identification for large databases

Pattern Recognition

Quantified Score

Hi-index	0.00

Visualization

Abstract

By using existing processor resources more efficiently,hyperthreading technology improves performance at little costand increases chip size by less than 5 percent.