The cytocomputer: A practical pipelined image processor

Authors:
Robert M. Lougheed;David L. McCubbrey
Affiliations:
-;-
Venue:
ISCA '80 Proceedings of the 7th annual symposium on Computer Architecture
Year:
1980

Citing 1
Cited 10

Cellular Automata

Cellular Automata

Scan line array processors for image computation

ISCA '86 Proceedings of the 13th annual international symposium on Computer architecture
Theory of Matrix Morphology

IEEE Transactions on Pattern Analysis and Machine Intelligence
Exploiting temporal parallelism for software-only video effects processing

MULTIMEDIA '98 Proceedings of the sixth ACM international conference on Multimedia
Hardware acceleration of gate array layout

DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
A new FPGA/DSP-based parallel architecture for real-time image processing

Real-Time Imaging
Cellular image processing techniques for VLSI circuit layout validation and routing

DAC '82 Proceedings of the 19th Design Automation Conference
Multiprocessor hardware: An architectural overview

ACM '80 Proceedings of the ACM 1980 annual conference
Parallel processing for image and video processing: Issues and challenges

Parallel Computing
Paper: A systolic array with applications to image processing and wire-routing in VLSI circuits

Parallel Computing
Reconfigurable Morphological Image Processing Accelerator for Video Object Segmentation

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a new architecture for image processing. It consists of a pipeline of identical programmable serial processing stages, referred to as a cytocomputer. Comparisons are made between cytocomputer and parallel array systems. Cytocomputer systems are shown generally to possess the advantages of lower complexity, high bandwidth and greater architectural flexibility. A first generation system is described and examples of processing are illustrated. Finally, current development efforts are described.