Cellular image processing techniques for VLSI circuit layout validation and routing

Authors:
T. N. Mudge;R. A. Rutenbar;R. M. Lougheed;D. E. Atkins
Affiliations:
-;-;-;-
Venue:
DAC '82 Proceedings of the 19th Design Automation Conference
Year:
1982

Citing 4
Cited 5

Introduction to VLSI Systems

Introduction to VLSI Systems
The cytocomputer: A practical pipelined image processor

ISCA '80 Proceedings of the 7th annual symposium on Computer Architecture
A parallel bit map processor architecture for DA algorithms

DAC '81 Proceedings of the 18th Design Automation Conference
Image Analysis and Mathematical Morphology

Image Analysis and Mathematical Morphology

A hardware accelerator for maze routing

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Inspection of Printed Circuit Boards by Connectivity Preserving Shrinking

IEEE Transactions on Pattern Analysis and Machine Intelligence
A Hardware Accelerator for Maze Routing

IEEE Transactions on Computers
Design and performance evaluation of new massively parallel VLSI mask verification algorithms in JIGSAW

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
A systolic design rule checker

DAC '84 Proceedings of the 21st Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

The architecture of the Cytocomputer?, an existing special-purpose, pipelined cellular image processor, is described. A formalism used to express cellular operations on images is then given. Cellular image processing algorithms are then developed that perform (1) design rule checks (DRC's) on VLSI circuit layouts, and (2) Lee-type wire routing. Two sets of cellular image processing transformations for checking the Mead and Conway design rules and for Lee-routing have been defined and used to program the Cytocomputer. Some experimental results are shown for these cellular implementations.