Using Temporal Constraints for Eliminating Crosstalk Candidates for Design and Test

Authors:
Michael A. Margolese;F. Joel Ferguson
Affiliations:
-;-
Venue:
VTS '99 Proceedings of the 1999 17TH IEEE VLSI Test Symposium
Year:
1999

Citing 4
Cited 3

Digital design: principles and practices (2nd ed.)

Digital design: principles and practices (2nd ed.)
Digital sensitivity: predicting signal interaction using functional analysis

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Analytic Models for Crosstalk Delay and Pulse Analysis Under Non-Ideal Inputs

Proceedings of the IEEE International Test Conference
2.3 Automatic Test Pattern Generation for Crosstalk Glitches in Digital Circuits

VTS '98 Proceedings of the 16th IEEE VLSI Test Symposium

DELAY-FAULT TESTING AND DEFECTS IN DEEP SUB-MICRON ICS - DOES CRITICAL RESISTANCE REALLY MEAN ANYTHING?

ITC '00 Proceedings of the 2000 IEEE International Test Conference
Identification of Crosstalk Switch Failures in Domino CMOS Circuits

ITC '00 Proceedings of the 2000 IEEE International Test Conference
STAX: statistical crosstalk target set compaction

Proceedings of the conference on Design, automation and test in Europe: Designers' forum

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes a simple algorithm for eliminating possible aggressor-victim net pairs for crosstalk analysis. This algorithm makes use of the observation that timing constraints in sequential circuits apply to crosstalk induced pulses. We show how this algorithm can be applied to a design to prune the candidate list for ATPG to detect crosstalk glitches that are introduced by manufacturing defects.