Impact of Scaling on the Effectiveness of Dynamic Power Reduction Schemes

Authors:
H-S Kim
Affiliations:
-
Venue:
ICCD '02 Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)
Year:
2002

Citing 0
Cited 18

Overhead-Conscious Voltage Selection for Dynamic and Leakage Energy Reduction of Time-Constrained Systems

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Characterization of logic circuit techniques for high leakage CMOS technologies

Proceedings of the 14th ACM Great Lakes symposium on VLSI
Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Heterogeneous Distributed Real-time Embedded Systems

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
A Fast Concurrent Power-Thermal Model for Sub-100nm Digital ICs

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Characterization of logic circuit techniques and optimization for high-leakage CMOS technologies

Integration, the VLSI Journal - Special issue: ACM great lakes symposium on VLSI
Time and energy efficient mapping of embedded applications onto NoCs

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Leakage-aware intraprogram voltage scaling for embedded processors

Proceedings of the 43rd annual Design Automation Conference
Efficient and scalable compiler-directed energy optimization for realtime applications

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Energy-Aware Modeling and Scheduling for Dynamic Voltage Scaling with Statistical Real-Time Guarantee

IEEE Transactions on Computers
Efficient and scalable compiler-directed energy optimization for realtime applications

Proceedings of the conference on Design, automation and test in Europe
Energy optimization of multiprocessor systems on chip by voltage selection

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Synthesis of Runtime Switchable Pareto Buffers Offering Full Range Fine Grained Energy/Delay Trade-Offs

Journal of Signal Processing Systems
Characterization of logic circuit techniques and optimization for high-leakage CMOS technologies

Integration, the VLSI Journal - Special issue: ACM great lakes symposium on VLSI
Dynamic and leakage energy minimization with soft real-time loop scheduling and voltage assignment

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Energy minimization for real-time systems with non-convex and discrete operation modes

Proceedings of the Conference on Design, Automation and Test in Europe
Low power asynchronous circuit back-end design flow

Microelectronics Journal
Variable tapered pareto buffer design and implementation allowing run-time configuration for low-power embedded SRAMs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design and synthesis of Pareto buffers offering large range runtime energy/delay tradeoffs via combined buffer size and supply voltage tuning

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Power is considered to be the major limiter to the design of more faster and complex processors in the near future. In order to address this challenge, a combination of process, circuit design and micro-architectural changes are required. Consequently, to focus the optimization efforts in the right direction, the models proposed and studies performed in this work are a first step for understanding the relative importance of leakage and dynamic energy in future technologies. Further, we analyze the effectiveness of two energy reduction mechanisms that employ voltage scaling, namely, supply and threshold voltage selection. We consider the impact of imminent technology changes and packaging improvements while showing that neglecting the impact of temperature may lead to underestimate the power savings by up to 19.5%.