Design and synthesis of Pareto buffers offering large range runtime energy/delay tradeoffs via combined buffer size and supply voltage tuning

Authors:
Hua Wang;Miguel Miranda;Wim Dehaene;Francky Catthoor
Affiliations:
Katholieke Universiteit Leuven and IMEC, Leuven, Belgium;IMEC, Leuven, Belgium;Department ESAT-MICAS, Katholieke Universiteit Leuven, Leuven, Belgium;Katholieke Universiteit Leuven and IMEC, Leuven, Belgium
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2009

Citing 14
Cited 0

A unified design methodology for CMOS tapered buffers

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Digital integrated circuits: a design perspective

Digital integrated circuits: a design perspective
System-level power optimization: techniques and tools

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Methods for true power minimization

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Managing power and performance for System-on-Chip designs using Voltage Islands

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Impact of Scaling on the Effectiveness of Dynamic Power Reduction Schemes

ICCD '02 Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)
Effectiveness and scaling trends of leakage control techniques for sub-130nm CMOS technologies

Proceedings of the 2003 international symposium on Low power electronics and design
Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization

Proceedings of the 2003 international symposium on Low power electronics and design
Concurrent Sizing, Vdd and Vth Assignment for Low-Power Design

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment

Proceedings of the 41st annual Design Automation Conference
Systematic Analysis of Energy and Delay Impact of Very Deep Submicron Process Variability Effects in Embedded SRAM Modules

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Variable tapered pareto buffer design and implementation allowing run-time configuration for low-power embedded SRAMs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Analysis and future trend of short-circuit power

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A fanout optimization algorithm based on the effort delay model

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a formalized synthesis methodology for variable tapered buffer chains achieving Pareto optimal energy-delay (E/D) tradeoffs via the buffer gate sizes and adding supply voltage as an extra tuning knob. In addition, a detailed discussion of the practically achievable tradeoff ranges via the gate size and especially supply voltage tuning is present. We have applied the methodology for the design and fine tuning of the run-time switchable buffers within the Level-1 (L1) embedded SRAMs (eSRAM), confirming that a very wide range in delay and energy reduction (up to 50%) can be achieved when compared to solely optimal speed eSRAM design using conventional high speed buffers.