Power-Constrained Microprocessor Design

Authors:
Affiliations:
Venue:
ICCD '02 Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)
Year:
2002

Citing 0
Cited 6

Asynchronous Datapath with Software-Controlled On-Chip Adaptive Voltage Scaling for Multirate Signal Processing Applications

ASYNC '03 Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems
A Thermally-Aware Methodology for Design-Specific Optimization of Supply and Threshold Voltages in Nanometer Scale ICs

ICCD '05 Proceedings of the 2005 International Conference on Computer Design
Electrothermal engineering in the nanometer era: from devices and interconnects to circuits and systems

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Interconnects in the third dimension: design challenges for 3D ICs

Proceedings of the 44th annual Design Automation Conference
Integrated execution: a programming model for accelerators

IBM Journal of Research and Development
A design-specific and thermally-aware methodology for trading-off power and performance in leakage-dominant CMOS technologies

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Power dissipation and power density have become first-order design constraints, even forhigh-performance systems. For future designs it will be the dominant constraint. In this paper we suggest a systematic approach to optimizing a processor design under (only) a power constraint. The approach uses the energy-performance ratio (EPR) of the various design parameters as the key to identifying opportunities for improving energy-efficiency.