A Thermally-Aware Methodology for Design-Specific Optimization of Supply and Threshold Voltages in Nanometer Scale ICs

Authors:
Sheng-Chih Lin;Navin Srivastava;Kaustav Banerjee
Affiliations:
Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA;Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA;Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA
Venue:
ICCD '05 Proceedings of the 2005 International Conference on Computer Design
Year:
2005

Citing 11
Cited 4

Technology and design challenges for low power and high performance

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Optimization of VDD and VTH for low-power and high speed applications

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Robust subthreshold logic for ultra-low power operation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
Energy-delay efficiency of VLSI computations

Proceedings of the 12th ACM Great Lakes symposium on VLSI
Unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levels

Proceedings of the 2002 international symposium on Low power electronics and design
Parameter variations and impact on circuits and microarchitecture

Proceedings of the 40th annual Design Automation Conference
Power-Constrained Microprocessor Design

ICCD '02 Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)
Optimal Supply and Threshold Scaling for Subthreshold CMOS Circuits

ISVLSI '02 Proceedings of the IEEE Computer Society Annual Symposium on VLSI
Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era

Proceedings of the 41st annual Design Automation Conference
Balancing hardware intensity in microprocessor pipelines

IBM Journal of Research and Development
Power-Delay Metrics Revisited for 90nm CMOS Technology

ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design

Electrothermal engineering in the nanometer era: from devices and interconnects to circuits and systems

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy

Proceedings of the 43rd annual Design Automation Conference
TRAM: a tool for temperature and reliability aware memory design

Proceedings of the Conference on Design, Automation and Test in Europe
A design-specific and thermally-aware methodology for trading-off power and performance in leakage-dominant CMOS technologies

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

As CMOS technology scales deeper into the nanometer regime, factors such as leakage power and chip temperature emerge as critically important concerns for VLSI design. This paper, for the first time, proposes a systematic methodology to determine a generalized design metric for simultaneously optimizing power and performance in nanometer-scale integrated circuits to achieve design-specific targets while incorporating electrothermal effects. This methodology is shown to provide a more meaningful basis to compare different design choices. The implications of technology scaling and parameter variations on this thermally-aware methodology are also presented.