On Accumulator-Based Bit-Serial Test Response Compaction Schemes

Authors:
Affiliations:
Venue:
ISQED '01 Proceedings of the 2nd International Symposium on Quality Electronic Design
Year:
2001

Citing 6
Cited 0

Built-in test for VLSI: pseudorandom techniques

Built-in test for VLSI: pseudorandom techniques
Design considerations for parallel pseudorandom pattern generators

Journal of Electronic Testing: Theory and Applications
Accumulator-Based Compaction of Test Responses

IEEE Transactions on Computers
Test response compaction using arithmetic functions

VTS '96 Proceedings of the 14th IEEE VLSI Test Symposium
4.3 Bit Serial Pattern Generation and Response Compaction Using Arithmetic Functions

VTS '98 Proceedings of the 16th IEEE VLSI Test Symposium
Test Response Compaction by an Accumulator Behaving as a Multiple Input Non-Linear Feedback Shift Register

ITC '00 Proceedings of the 2000 IEEE International Test Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

The data paths of most contemporary general and special purpose processors include registers, adders and other arithmetic circuits. If these circuits are also used for Built-In Self-Test, the extra area required for embedding testing structures can be cut down efficiently. Several schemes based on accumulators, subtracters, multipliers and shift registers have been proposed and analyzed in the past for parallel test response compaction, whereas some efforts have also been devoted in the bit-serial response compaction case. In this paper, we analyze and evaluate the bit-serial version of a recently proposed scheme for parallel test response compaction [5]. Experimental results on the ISCAS'85 benchmark circuits indicate that the post-compaction fault coverage drop attained by the new scheme is significantly lower than other already known accumulator-based compaction schemes.