An Efficient ILP-Based Scheduling Algorithm for Control-Dominated VHDL Descriptions

Authors:
Authors: Michael Muench;Manfred Glesner;Norbert Wehn
Affiliations:
Darmstadt University of Technology, Institute of Microelectronic Systems, Kal-lstr. 15, D-64283 Darmstadt, Germany;Darmstadt University of Technology, Institute of Microelectronic Systems, Kal-lstr. 15, D-64283 Darmstadt, Germany;Darmstadt University of Technology, Institute of Microelectronic Systems, Kal-lstr. 15, D-64283 Darmstadt, Germany and 2 Siemens AG, Semiconductor Division, Balanstr. 73, D-81549 Miinchen, Germany
Venue:
ISSS '96 Proceedings of the 9th international symposium on System synthesis
Year:
1996

Citing 11
Cited 1

Compilers: principles, techniques, and tools

Compilers: principles, techniques, and tools
High-level synthesis from VHDL with exact timing constraints

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
A tree-based scheduling algorithm for control-dominated circuits

DAC '93 Proceedings of the 30th international Design Automation Conference
Analyzing and exploiting the structure of the constraints in the ILP approach to the scheduling problem

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low-power design
Scheduling of behavioral VHDL by retiming techniques

EURO-DAC '94 Proceedings of the conference on European design automation
Global scheduling with code-motions for high-level synthesis applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Behavioral synthesis methodology for HDL-based specification and validation

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
An efficient graph algorithm for FSM scheduling

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Synthesis and Optimization of Digital Circuits

Synthesis and Optimization of Digital Circuits
High-Level Synthesis for Real-Time Digital Signal Processing

High-Level Synthesis for Real-Time Digital Signal Processing
A new symbolic technique for control-dependent scheduling

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

A unified approach for scheduling and allocation

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present for the first time a mathematical framework for solving a special instance of the scheduling problem in control-flow dominated behavioral VHDL descriptions given that the timing of I/O signals has been completely or partially specified. It is based on a code-transformational approach which fully preserves the VHDL semantics. The scheduling problem is mapped onto an integer linear program (ILP) which can be constrained to be solvable in polynomial time, but still permits optimizing the statement sequence across basic block boundaries.