UDSM (ultra-deep sub-micron)-aware post-layout power optimization for ultra low-power CMOS VLSI

Authors:
Kyu-won Choi;Abhijit Chatterjee
Affiliations:
Georgia Institute of Technology, Atlanta, GA;Georgia Institute of Technology, Atlanta, GA
Venue:
Proceedings of the 2003 international symposium on Low power electronics and design
Year:
2003

Citing 5
Cited 1

Getting to the bottom of deep submicron

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of CMOS circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HA2TSD: hierarchical time slack distribution for ultra-low power CMOS VLSI

Proceedings of the 2002 international symposium on Low power electronics and design
Power Aware Design Methodologies

Power Aware Design Methodologies
PA-ZSA (Power-Aware Zero-Slack Algorithm): A Graph-Based Timing Analysis for Ultra-Low Power CMOS VLSI

PATMOS '02 Proceedings of the 12th International Workshop on Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation

Power Dissipation Associated to Internal Effect Transitions in Static CMOS Gates

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we propose an efficient approach to minimize total power (switching, short-circuit, and leakage power) without performance loss for ultra-low power CMOS circuits in nanometer technologies. We present a framework for combining supply/threshold voltage scaling, gate sizing, and interconnect scaling techniques for power optimization and propose an efficient heuristic algorithm which ensures that the total slack budget is maximal and the total power is minimal in the presence of back end (post-layout-based) UDSM effects. We have tested the proposed algorithms on a set of benchmark circuits and some building blocks of a synthesizable ARM core. The experimental results show that our polynomial-time solvable strategy delivers over an order of magnitude savings in total power without compromising performance.