Evolutionary Synthesis of Arithmetic Circuit Structures
Artificial Intelligence Review
Dependability in an evolving world
Proceedings of the 3rd conference on Computing frontiers
Evolutionary synthesis of arithmetic circuit structures
Artificial intelligence in logic design
ACM Journal on Emerging Technologies in Computing Systems (JETC)
Evolutionary functional recovery in virtual reconfigurable circuits
ACM Journal on Emerging Technologies in Computing Systems (JETC)
Cyclic metamorphic memory for cellular bio-inspired electronic systems
Genetic Programming and Evolvable Machines
Using negative correlation to evolve fault-tolerant circuits
ICES'03 Proceedings of the 5th international conference on Evolvable systems: from biology to hardware
Self organization on a swarm computing fabric: a new way to look at fault tolerance
Proceedings of the 7th ACM international conference on Computing frontiers
Robustness of evolvable hardware in the case of fault and environmental change
ROBIO'09 Proceedings of the 2009 international conference on Robotics and biomimetics
On the Evolution of Hardware Circuits via Reconfigurable Architectures
ACM Transactions on Reconfigurable Technology and Systems (TRETS)
| Hi-index | 0.00 |
Abstract: Redundancy is a critical component to the design of fault tolerant systems; both hardware and software. This paper explores the possibilities of using evolutionary techniques to first produce a processing system that will perform a required function, and then consider its applicability for producing useful redundancy that can be made use of in the presence of faults, ie is it fault tolerant? Results obtained using Evolutionary Strategies to automatically create redundancy as part of the "design" process are given. The experiments are undertaken on a Virtex FPGA with intrinsic evolution taking place. The results show that not only does the evolutionary process produce useful redundancy, it is also possible to reconfigure the system in real-time on the Virtex device.