Automatic Evaluation of the Accuracy of Fixed-Point Algorithms

Authors:
D. Menard;O. Sentieys
Affiliations:
LASTI - University of Rennes I, 6, rue de kerampont, 22300 Lannion, FRANCE;LASTI - University of Rennes I, 6, rue de kerampont, 22300 Lannion, FRANCE and IRISA/INRIA, Campus de Beaulieu, 35042 Rennes cedex, FRANCE
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2002

Citing 0
Cited 10

Automatic floating-point to fixed-point conversion for DSP code generation

CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
Fast, Accurate Static Analysis for Fixed-Point Finite-Precision Effects in DSP Designs

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Minimization of fractional wordlength on fixed-point conversion for high-level synthesis

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
MiniBit: bit-width optimization via affine arithmetic

Proceedings of the 42nd annual Design Automation Conference
Floating-to-fixed-point conversion for digital signal processors

EURASIP Journal on Applied Signal Processing
OWL: word-length optimization via extreme value theory and affine arithmetic/interval arithmetic model

CSS '07 Proceedings of the Fifth IASTED International Conference on Circuits, Signals and Systems
High-performance hardware operators for polynomial evaluation

International Journal of High Performance Systems Architecture
Optimization of imprecise circuits represented by Taylor series and real-valued polynomials

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Acceleration of a content-based image-retrieval application on the RDISK cluster

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
FPGA control implementation of a grid-connected current-controlled voltage-source inverter

Journal of Control Science and Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract

The minimization of cost, power consumption and time-to-market of DSP applications requires the developmentof methodologies for the automatic implementation offloating-point algorithms in fixed-point architectures. Inthis paper, a new methodology for evaluating the qualityof an implementation through the automatic determinationof the Signal to Quantization Noise Ratio (SQNR) is underconsideration. The theoretical concepts and the differentphases of the methodology are explained. Then, the abilityof our approach for computing the SQNR efficiently and itsbeneficial contribution in the process of data word-lengthminimization are shown through some examples.