Acceleration of template-based ray casting for volume visualization using FPGAs

Authors:
T. A. Cook;P. S. D'Urbano
Affiliations:
-;-
Venue:
FCCM '95 Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines
Year:
1995

Citing 6
Cited 3

Real-time display and manipulation of 3-D medical objects: the Voxel processor architecture

Computer Vision, Graphics, and Image Processing
Efficient ray tracing of volume data

ACM Transactions on Graphics (TOG)
Cube-3: a real-time architecture for high-resolution volume visualization

VVS '94 Proceedings of the 1994 symposium on Volume visualization
Exploiting Coherence for Multiprocessor Ray Tracing

IEEE Computer Graphics and Applications
Differential volume rendering: a fast volume visualization technique for flow animation

VIS '94 Proceedings of the conference on Visualization '94
Parallel performance measures for volume ray casting

VIS '94 Proceedings of the conference on Visualization '94

VIZARD II: An FPGA-based Interactive Volume Rendering System

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
System-Level Modelling for Performance Estimation of Reconfigurable Coprocessors

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Double projective cylindrical texture mapping on FPGA

Proceedings of the 2006 ACM international conference on Virtual reality continuum and its applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

Abstract: Volume visualization is used heavily to view simulated or collected data sets in such applications as medical imaging, computational fluid dynamics, and climate modeling. However, software and low-cost hardware implementations of visualization algorithms do not have sufficient performance for interactive viewing. This paper discusses methods for low-cost, hardware acceleration of volume visualization using a PC-hosted FPGA board. Our methods focus on volume rendering approaches, since these techniques are widely used and are computationally expensive; our primary method uses a template-based, ray-casting algorithm. This hardware implementation is substantially faster than a software-only version running on the host PC.