Proceedings of the 3rd conference on Computing frontiers
A New Reliability-Oriented Place and Route Algorithm for SRAM-Based FPGAs
IEEE Transactions on Computers
Evaluating Different Solutions to Design Fault Tolerant Systems with SRAM-based FPGAs
Journal of Electronic Testing: Theory and Applications
Evolutionary functional recovery in virtual reconfigurable circuits
ACM Journal on Emerging Technologies in Computing Systems (JETC)
A new placement algorithm for the optimization of fault tolerant circuits on reconfigurable devices
Proceedings of the 2008 workshop on Radiation effects and fault tolerance in nanometer technologies
Proceedings of the conference on Design, automation and test in Europe
Symbolic voter placement for dependability-aware system synthesis
CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
Hardware/software optimization of error detection implementation for real-time embedded systems
CODES/ISSS '10 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Progress in autonomous fault recovery of field programmable gate arrays
ACM Computing Surveys (CSUR)
Performance optimization of error detection based on speculative reconfiguration
Proceedings of the 48th Design Automation Conference
Cross-Level compositional reliability analysis for embedded systems
SAFECOMP'12 Proceedings of the 31st international conference on Computer Safety, Reliability, and Security
Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
Self-Adaptive Fault Tolerance in Multi-/Many-Core Systems
Journal of Electronic Testing: Theory and Applications
A soft error vulnerability analysis framework for Xilinx FPGAs
Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays
Hi-index | 0.00 |
FPGAs are an appealing solution for space-based remote sensing applications. However, in a low-earthorbit, FPGAs are susceptible to Single-Event Upsets(SEUs). In an effort to understand the effects of SEUs,an SEU simulator based on the SLAAC-1V computing board has been developed. This simulator artifically upsets the configuration memory of an FPGA andmeasures its impact on FPGA designs. The accuracyof this simulation environment has been verified usingground-based radiation testing. This simulation tool isbeing used to characterize the reliability of SEU mitigation techniques for FPGAs.