Power efficient data path synthesis of sum-of-products computations

Authors:
Konstantinos Masselos;Panagiotis Merakos;Spyros Theoharis;Thanos Stouraitis;Costas E. Goutis
Affiliations:
INTRACOM S. A, Athens, Greece and Department of Electrical and Computer Engineering, University of Patras, Patras, 26-500 Greece;Athena SEMI S.A., Athens, Greece and Department of Electrical and Computer Engineering, University of Patras, Patras, 11-141 Greece;ALMA Technologies S.A., Athens 11-745 Greece;Department of Electrical and Computer Engineering, University of Patras, Patras 26-500 Greece;Department of Electrical and Computer Engineering, University of Patras, Patras 26-500 Greece
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2001 international conference on computer design (ICCD)
Year:
2003

Citing 5
Cited 2

Combinatorial optimization: algorithms and complexity

Combinatorial optimization: algorithms and complexity
High-level synthesis techniques for reducing the activity of functional units

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
Power analysis and minimization techniques for embedded DSP software

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low-power realization of FIR filters on programmable DSP's

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Behavioral Synthesis for low Power

ICCS '94 Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors

Design of digital filters for low power applications using integer quadratic programming

PATMOS'05 Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Switching activity reduction of MAC-based FIR filters with correlated input data

PATMOS'07 Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

Techniques for the power efficient data path synthesis of sum-of-products computations between data and coefficients are presented. The proposed techniques exploit specific features of this type of computations. Efficient heuristics for the scheduling and assignment tasks, based on the concept of the Traveling Salesman's Problem, are described. Different cost functions are proposed to drive the synthesis tasks. The proposed cost functions target the power consumption either in the interconnect buses or in the functional units. Experimental results from different relevant digital signal processing algorithmic kernels prove that the proposed synthesis techniques lead to significant power savings.