MIES: a microarchitecture design tool
MICRO 22 Proceedings of the 22nd annual workshop on Microprogramming and microarchitecture
Microcontrol architectures with sequencing firmware and modular microcode development tools
Microprocessing and Microprogramming
DSP design tool requirements for embedded systems: a telecommunications industrial perspective
Journal of VLSI Signal Processing Systems - Special issue on design environments for DSP
A visual microprogramming system
MICRO 20 Proceedings of the 20th annual workshop on Microprogramming
Insulin: An Instruction Set Simulation Environment
CHDL '93 Proceedings of the 11th IFIP WG10.2 International Conference sponsored by IFIP WG10.2 and in cooperation with IEEE COMPSOC on Computer Hardware Description Languages and their Applications
High-level synthesis and codesign methods: an application to a videophone codec
EURO-DAC '95/EURO-VHDL '95 Proceedings of the conference on European design automation
Design of embedded systems: formal models, validation, and synthesis
Readings in hardware/software co-design
Readings in hardware/software co-design
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hi-index | 0.00 |
The integration of hardware and software is perhaps the most important issue of embedded systems design. The software content of these systems is increasing in complexity which makes the code verification an important issue. Moreover, If the software development is to proceed in parallel with the hardware design, a simulation model representing the hardware behavior is needed. In this paper we describe a strategy for modeling the behavior of instruction set processors. The proposed strategy allows for retargetability and cycle true simulation with practically acceptable speed. The approach allows for very flexible timing annotations so that complex instruction sets with data dependant or addressing mode dependant timing can be modeled. The cycle true behavior allows the model to be embedded into its environment so that the system operation can be verified. The approach is seen as an improvement over a stand alone, hard-coded models since being retargetable, it requires a fraction of the development time.