A System Level Exploration Platform and Methodology for Network Applications Based on Configurable Processors

Authors:
D. Quinn;B. Lavigueur;G. Bois;M. Aboulhamid
Affiliations:
-;-;-;-
Venue:
Proceedings of the conference on Design, automation and test in Europe - Volume 1
Year:
2004

Citing 5
Cited 4

The click modular router

ACM Transactions on Computer Systems (TOCS)
Developing Architectural Platforms: A Disciplined Approach

IEEE Design & Test
StepNP: A System-Level Exploration Platform for Network Processors

IEEE Design & Test
Multiprocessor SoC Platforms: A Component-Based Design Approach

IEEE Design & Test
Xtensa: A Configurable and Extensible Processor

IEEE Micro

Application of a Multi-Processor SoC Platform to High-Speed Packet Forwarding

Proceedings of the conference on Design, automation and test in Europe - Volume 3
A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Automated architecture synthesis for parallel programs on FPGA multiprocessor systems

Microprocessors & Microsystems
Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

A recent practice in the development of programmable SoC is the integration of configurableprocessors, since they offer an interesting compromise between purely software and hardware solutions. This paper proposes an adjustment to the current codesign approach to integrate this opportunity at the partitioning level. Since configurable processors seem to be an interesting option for NPU designs, we integrated into a system level exploration platform the support of an Xtensa processor for more investigation. As case studies, this paper illustrates the methodology for two realistic network-processing applications, for which interesting performances are obtained.