Minimization of Crosstalk Noise, Delay and Power Using a Modi.ed Bus Invert Technique

Authors:
Matheos Lampropoulos;Bashir M. Al-Hashimi;Paul Rosinger
Affiliations:
-;-;-
Venue:
Proceedings of the conference on Design, automation and test in Europe - Volume 2
Year:
2004

Citing 2
Cited 5

Bus-invert coding for low-power I/O

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Coupling-driven signal encoding scheme for low-power interface design

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design

Fault tolerant bus architecture for deep submicron based processors

ACM SIGARCH Computer Architecture News - Special issue: Workshop on architectural support for security and anti-virus (WASSA)
On-Chip Communication Architectures: System on Chip Interconnect

On-Chip Communication Architectures: System on Chip Interconnect
Bus-encoding technique to reduce delay, power and simultaneous switching noise (SSN) in RLC interconnects

Proceedings of the 17th ACM Great Lakes symposium on VLSI
DS2IS: Dictionary-based segmented inversion scheme for low power dynamic bus design

Journal of Systems Architecture: the EUROMICRO Journal
Bandwidth-centric optimisation for area-constrained links with crosstalk avoidance methods

Proceedings of the conference on Design, automation and test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Previously reported bus encoding approaches reduce crosstalk delay but they ignore the effects of inductive coupling between the bus lines, i.e. crosstalk noise. Aiming to solve this issue, this paper presents a modified bus-invert technique which minimizes crosstalk noise, as well as delay and power, at the expense of a small area overhead.