Low-power carry-select adder using adaptive supply voltage based on input vector patterns

Authors:
Hiroaki Suzuki;Woopyo Jeong;Kaushik Roy
Affiliations:
Renesas Technology Corporation, Itami, Hyogo, Japan;Purdue University, West Lafayette, IN;Purdue University, West Lafayette, IN
Venue:
Proceedings of the 2004 international symposium on Low power electronics and design
Year:
2004

Citing 2
Cited 3

Voltage scheduling in the IpARM microprocessor system

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Low Power Adder with Adaptive Supply Voltage

ICCD '03 Proceedings of the 21st International Conference on Computer Design

Impact of Parameter Variations on Circuits and Microarchitecture

IEEE Micro
Reducing branch misprediction penalties via adaptive pipeline scaling

HiPEAC'07 Proceedings of the 2nd international conference on High performance embedded architectures and compilers
Optimized design of parallel carry-select adders

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Demands for the low power VLSI have been pushing the aggressive design methodologies to reduce the power consumption drastically. To meet the growing demand, we propose Adaptive Supply Voltage Carry-Select Adder (CSA) based on the input vector patterns. A proposed level converter based on the Complementary Pass Transistor Logic (CPL) cancels out the delay penalty of level conversion. We achieved 26% power improvement on a 128-bit CSA prototype over a conventional design with same performance.