JPEG Still Image Data Compression Standard
JPEG Still Image Data Compression Standard
Optimal hardware and software arithmetic coding procedures for the Q-Coder
IBM Journal of Research and Development - Q-Coder adaptive binary arithmetic coder
A multi-purpose VLSI chip for adaptive data compression of bilevel images
IBM Journal of Research and Development - Q-Coder adaptive binary arithmetic coder
Performance as a function of compression
IBM Journal of Research and Development
IBM Journal of Research and Development
BLIC: bi-level isosurface compression
Proceedings of the conference on Visualization '02
FPGA-Based Modelling Unit for High Speed Lossless Arithmetic Coding
FPL '01 Proceedings of the 11th International Conference on Field-Programmable Logic and Applications
Data compression technology in ASlC cores
IBM Journal of Research and Development
Performance as a function of compression
IBM Journal of Research and Development
IBM Journal of Research and Development
The IBM JBIG-ABIC verification suite
IBM Journal of Research and Development
VLSI architecture of arithmetic coder used in SPIHT
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
| Hi-index | 0.00 |
This paper describes the implementation of a combined JBIG and ABIC compression-decompression engine, which has been integrated into a digital document-processing microcontroller used in imaging applications.