The Qx-coder

Authors:
M. J. Slattery;J. L. Mitchell
Affiliations:
IBM Microelectronics Division, Burlington facility, Essex Junction, Vermont;IBM Research Divsion, Thomas J. Watson Research Center, P. O. Box 218, Yorktown Heights, New York
Venue:
IBM Journal of Research and Development
Year:
1998

Citing 9
Cited 10

JPEG Still Image Data Compression Standard

JPEG Still Image Data Compression Standard
An overview of the basic principles of the Q-Coder adaptive binary arithmetic coder

IBM Journal of Research and Development - Q-Coder adaptive binary arithmetic coder
Optimal hardware and software arithmetic coding procedures for the Q-Coder

IBM Journal of Research and Development - Q-Coder adaptive binary arithmetic coder
Probability estimation for the Q-Coder

IBM Journal of Research and Development - Q-Coder adaptive binary arithmetic coder
Software implementation of the Q-Coder

IBM Journal of Research and Development - Q-Coder adaptive binary arithmetic coder
A multi-purpose VLSI chip for adaptive data compression of bilevel images

IBM Journal of Research and Development - Q-Coder adaptive binary arithmetic coder
Data compression technology in ASlC cores

IBM Journal of Research and Development
A JBIG-ABIC compression engine for digital document processing

IBM Journal of Research and Development
Performance as a function of compression

IBM Journal of Research and Development

BLIC: bi-level isosurface compression

Proceedings of the conference on Visualization '02
Gbit/s lossless data compression hardware

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2001 international conference on computer design (ICCD)
Data compression technology in ASlC cores

IBM Journal of Research and Development
A JBIG-ABIC compression engine for digital document processing

IBM Journal of Research and Development
Performance as a function of compression

IBM Journal of Research and Development
The IBM JBIG-ABIC verification suite

IBM Journal of Research and Development
A Configurable Statistical Lossless Compression Core Based on Variable Order Markov Modeling and Arithmetic Coding

IEEE Transactions on Computers
A new algorithm for the embedding of a prediction mechanism into the JPEG2000 coding chain

Pattern Recognition
Variable-bin-rate CABAC engine for H.264/AVC high definition real-time decoding

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Titan-R: A Multigigabit Reconfigurable Combined Compression/Decompression Unit

ACM Transactions on Reconfigurable Technology and Systems (TRETS)

Quantified Score

Hi-index	0.01

Visualization

Abstract

The IBM Adaptive Bilevel Image Compression (ABIC) algorithm depends upon the hardware-optimized Q-coder. The Joint Bi-level Image Experts Group (JBIG) settled upon a software-optimized QM-coder. This paper explores the incompatibilities of the hardware-and software-optimized binary arithmetic coding conventions and reports on the solution that allowed a merged Qx-coder in hardware. A unique hardware solution is presented for the termination of the JBIG data stream (CLEARBITS). The probability estimation is presented in a common format. Detailed flowcharts are included in the Appendix. An ASIC core is available that supports both the ABIC and JBIG bilevel data compression standards using this merged Qx-coder.