ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
FPGA Implementation of Integer Transform and Quantizer for H.264 Encoder
Journal of Signal Processing Systems
Combined CAVLC decoder, inverse quantizer, and transform kernel in compact H.264/AVC decoder
IEEE Transactions on Circuits and Systems for Video Technology
A spurious-power suppression technique for multimedia/DSP applications
IEEE Transactions on Circuits and Systems Part I: Regular Papers
Configurable, low-power design for inverse integer transform in H.264/AVC
Proceedings of the 8th International Conference on Frontiers of Information Technology
A streaming implementation of transform and quantization in h.264
HPCC'06 Proceedings of the Second international conference on High Performance Computing and Communications
A High Throughput Processor Chip for Transform and Quantization Coding in H.264/AVC
Journal of Signal Processing Systems
Hi-index | 0.00 |
A design of 2-D forward and inverse integer transform processor is presented, which is suitable for MPEG-4 AVC/H.264 visual profile.The comparability between the forward and inverse transform and the symmetry of their arithmetic have been utilized in architecture.According to this design, 2-D transform is implemented by using duplicated 1-D transform.Parallel register array are used to realize the transpose operation.Under 0.35um technology, the logic gate count is only 3524 when the maximum frequency is more than 120MHz.