Design Patterns for Reconfigurable Computing

Authors:
DeHon DeHon;Joshua Adams;Michael DeLorimier;Nachiket Kapre;Yuki Matsuda;Helia Naeimi;Michael Vanier;Michael Wrighton
Affiliations:
California Institute of Technology, Pasadena, CA;California Institute of Technology, Pasadena, CA;California Institute of Technology, Pasadena, CA;California Institute of Technology, Pasadena, CA;California Institute of Technology, Pasadena, CA;California Institute of Technology, Pasadena, CA;California Institute of Technology, Pasadena, CA;California Institute of Technology, Pasadena, CA
Venue:
FCCM '04 Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Year:
2004

Citing 0
Cited 15

Families of FPGA-based accelerators for approximate string matching

Microprocessors & Microsystems
Achieving High Performance with FPGA-Based Computing

Computer
Interactive presentation: Executable system-level specification models containing UML-based behavioral patterns

Proceedings of the conference on Design, automation and test in Europe
An overview of reconfigurable hardware in embedded systems

EURASIP Journal on Embedded Systems
A pipelined binary tree as a case study on designing efficient circuits for an FPGA in a bram aware design

Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays
Don't forget memories: a case study redesigning a pattern counting ASIC circuit for FPGAs

CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation

Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation
Modern development methods and tools for embedded reconfigurable systems: A survey

Integration, the VLSI Journal
FPMR: MapReduce framework on FPGA

Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays
Algorithmic skeletons for the programming of reconfigurable systems

SEUS'07 Proceedings of the 5th IFIP WG 10.2 international conference on Software technologies for embedded and ubiquitous systems
Accelerating Machine-Learning Algorithms on FPGAs using Pattern-Based Decomposition

Journal of Signal Processing Systems
Scientific Application Demands on a Reconfigurable Functional Unit Interface

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
An analytical model for multilevel performance prediction of Multi-FPGA systems

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Platform-aware bottleneck detection for reconfigurable computing applications

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Ingredients of adaptability: a survey of reconfigurable processors

VLSI Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

It is valuable to identify and catalog design patterns for reconfigurable computing. These design patterns are canonical solutions to common and recurring design challenges which arise in reconfigurable systems and applications. The catalog can form the basis for creating designs, for educating new designers, for understanding the needs of tools and languages, and for discussing reconfigurable design. Tying application and implementation lessons to the expansion and refinement of this catalog will make those lessons more relevant to the design community. In this paper, we articulate this role for design patterns in reconfigurable computing, provide a few example patterns, offer a starting point for the contents of the catalog, and discuss the potential benefits of this effort.