Titan II: An IPcomp Processor for 10-Gbps Networks

Authors:
Ioannis Papaefstathiou
Affiliations:
Institute of Computer Science, Foundation for Research and TechnologyýHellas (ICS-FORTH)
Venue:
IEEE Design & Test
Year:
2004

Citing 5
Cited 1

A Reliable LZ Data Compressor on Reconfigurable Coprocessors

FCCM '00 Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines
Gbit/s lossless data compression hardware

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2001 international conference on computer design (ICCD)
Data compression technology in ASlC cores

IBM Journal of Research and Development
A fast hardware data compression algorithm and some algorithmic extensions

IBM Journal of Research and Development
Efficient VLSI for Lempel-Ziv compression in wireless data communication networks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Titan-R: A Multigigabit Reconfigurable Combined Compression/Decompression Unit

ACM Transactions on Reconfigurable Technology and Systems (TRETS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Data compression techniques can alleviate low-bandwidth problems in multigigabit networks, and are especially useful when combined with encryption. The Titan II is a hardware compressor/decompressor core capable of speeds of up to 10 gigabits per second. Its compression algorithm is a variation of the Lempel-Ziv (LZ) algorithm that uses part of the previous input stream as the dictionary.