In-Circuit Self-Tuning of Clock Latencies

Authors:
Kambiz Rahimi;Chris Diorio
Affiliations:
University of Washington, Seattle;University of Washington, Seattle
Venue:
ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Year:
2005

Citing 7
Cited 0

Clock Skew Optimization

IEEE Transactions on Computers
The simulation and evaluation of dynamic voltage scaling algorithms

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Floating-gate MOS synapse transistors

Neuromorphic systems engineering
Closed-loop adaptive voltage scaling controller for standard-cell ASICs

Proceedings of the 2002 international symposium on Low power electronics and design
Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Multi-Domain Clock Skew Scheduling

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Random manufacturing variations and changes in operating conditions can alter the relative timing of data and clock signals and cause timing violations. Increasing relative magnitude of manufacturing variations and accommodating a wide range of operating conditions necessitate large design margins and decrease circuit performance. In-circuit tuning of clock latencies allows recovering some of the performance loss. In this paper, we introduce Self-tuning Adaptive-delay Sequential Elements (SASEs) that use PMOS floating gates to tune clock latencies of individual flip-flops. SASEs are capable of concurrent, in-circuit optimization of clock latencies under varying operating conditions. We use an explicit-pulsed flip-flop to present the SASE operations and tuning. Our experiments with fabricated prototypes show that SASEs can tune their clock latencies with picosecond resolution over one half of the clock period. Our experiments also show that SASE sensitivities are comparable to non-adaptive flip-flops and do not pose any practical limitations. We also present a tuning procedure for pipeline circuits that tunes SASE clock latencies to maximize performance.