This paper presents a cost-effective area-IO DRAM A CAD Tool and Algorithms

Authors:
Chung-Seok(Andy) Seo;Abhijit Chatterjee;Nan M. Jokerst
Affiliations:
Georgia Institute of Technology, Atlanta, GA;Georgia Institute of Technology, Atlanta, GA;Duke University, Durham, NC
Venue:
ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Year:
2005

Citing 11
Cited 0

Optoelectronics (2nd ed.): an introduction

Optoelectronics (2nd ed.): an introduction
Routing algorithms for multi-chip modules

EURO-DAC '92 Proceedings of the conference on European design automation
Chip-planning, placement, and global routing of macro/custom cell integrated circuits using simulated annealing

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Algorithms for VLSI Physcial Design Automation

Algorithms for VLSI Physcial Design Automation
Cover story: linking with light

IEEE Spectrum - Linking with light
An efficient building block layout methodology for compact placement

GLSVLSI '95 Proceedings of the Fifth Great Lakes Symposium on VLSI (GLSVLSI'95)
Demonstration of Fiber-Based Board-Level Optical Clock Distributions

MPPOI '98 Proceedings of the The Fifth International Conference on Massively Parallel Processing Using Optical Interconnections
Design and optimization of board-level optical clock distribution network for high-performance optoelectronic system-on-a-packages

Proceedings of the 14th ACM Great Lakes symposium on VLSI
VLSI placement and area optimization using a genetic algorithm tobreed normalized postfix expressions

IEEE Transactions on Evolutionary Computation
VLSI module placement based on rectangle-packing by the sequence-pair

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Fast evaluation of sequence pair in block placement by longest common subsequence computation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

We propose a new approach to physical design of optoelectronic system-on-a-package (SOP) using optical waveguide interconnect technology. The objective is to improve the performance of SOP by replacing long distance electrical interconnects with optical waveguide interconnects. A new simultaneous optimization algorithm for module placement and routing of electrical and optical interconnects is introduced in this paper. It not only improves the performance of SOP, but reduces the simulation time. Even though the small portion of electrical interconnects are replaced with optical interconnects, more than 21% improvement of the SOP performance is achieved.