A continuous time markov decision process based on-chip buffer allocation methodology

Authors:
S. Kallakuri;N. Thepayasuwan;A. Doboli;E. A. Feinberg
Affiliations:
Stony Brook University, Stony Brook, NY;Stony Brook University, Stony Brook, NY;Stony Brook University, Stony Brook, NY;Stony Brook University, Stony Brook, NY
Venue:
GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
Year:
2005

Citing 5
Cited 1

Dynamic power management of complex systems using generalized stochastic Petri nets

Proceedings of the 37th Annual Design Automation Conference
LOTTERYBUS: a new high-performance communication architecture for system-on-chip designs

Proceedings of the 38th annual Design Automation Conference
Efficient exploration of the SoC communication architecture design space

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Bus Architecture Synthesis for Hardware-Software Co-Design of Deep Submicron Systems on Chip

ICCD '03 Proceedings of the 21st International Conference on Computer Design
Towards on-chip fault-tolerant communication

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference

Customization of arbitration policies and buffer space distribution using continuous-time Markov decision processes

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

We have presented an optimal on-chip buffer allocation and buffer insertion methodology which uses stochastic models of the architecture. This methodology uses finite buffer space and presents a method to distribute this finite space in an optimal fashion. Such a methodology is useful in managing the scarce buffer resources available on chip as compared to network based data communication which can have large buffer space. The methodology also uses Continuous Time Markov Decision Processes CTMDPs. The modeling of this problem in terms of a CTMDP framework lead to a nonlinear formulation due to usage of bridges in the bus architecture. We present a methodology to split the problem into several smaller, though linear systems and we then solve these subsystems.