C+ C++: programming with objects in C and C++
C+ C++: programming with objects in C and C++
MILP based task mapping for heterogeneous multiprocessor systems
EURO-DAC '96/EURO-VHDL '96 Proceedings of the conference on European design automation
ACM Transactions on Computer Systems (TOCS)
A framework for evaluating design tradeoffs in packet processing architectures
Proceedings of the 39th annual Design Automation Conference
StepNP: A System-Level Exploration Platform for Network Processors
IEEE Design & Test
Flexible Control of Parallelism in a Multiprocessor PC Router
Proceedings of the General Track: 2002 USENIX Annual Technical Conference
Embedded Software: How To Make It Efficient?
DSD '02 Proceedings of the Euromicro Symposium on Digital Systems Design
Software Engineering (7th Edition)
Software Engineering (7th Edition)
Mapping a domain specific language to a platform FPGA
Proceedings of the 41st annual Design Automation Conference
CODES+ISSS '04 Proceedings of the international conference on Hardware/Software Codesign and System Synthesis: 2004
Modular Reference Implementation of an IP-DSLAM
ISCC '05 Proceedings of the 10th IEEE Symposium on Computers and Communications
Interactive presentation: Hard- and software modularity of the NOVA MPSoC platform
Proceedings of the conference on Design, automation and test in Europe
SystemClick: a domain-specific framework for early exploration using functional performance models
Proceedings of the 45th annual Design Automation Conference
Hi-index | 0.00 |
This paper focuses on designing network processing software for embedded processors. Our design flow CRACC represents an efficient path to implementation based on a modular application description, while avoiding much of the overhead of existing component-based techniques. We illustrate results for a real-world application implementing a full IP-based DSL Access Multiplexer (IP-DSLAM) system. We quantify overhead and optimization potential incurred by our modular implementation. We also point out how CRACC can be deployed for HW-SW partitioning and design space exploration.