MILP based task mapping for heterogeneous multiprocessor systems

Authors:
A. Bender
Affiliations:
Faculty for Mathematics and Computer Science (Prof. Dr. W. Grass), University of Passau, D-94030 Passau, Germany
Venue:
EURO-DAC '96/EURO-VHDL '96 Proceedings of the conference on European design automation
Year:
1996

Citing 8
Cited 14

Program Implementation Schemes for Hardware-Software Systems

Computer
Real Time Computing

Real Time Computing
A Hardware-Software Codesign Methodology for DSP Applications

IEEE Design & Test
Hardware-Software Cosynthesis for Microcontrollers

IEEE Design & Test
Prediction of Performance and Processor Requirements in Real-Time Data Flow Architectures

IEEE Transactions on Parallel and Distributed Systems
Hardware/Software Partitioning using Integer Programming

EDTC '96 Proceedings of the 1996 European conference on Design and Test
Design of an Optimal Loosely Coupled Heterogeneous Multiprocessor System

EDTC '96 Proceedings of the 1996 European conference on Design and Test
A prototyping environment for hardware/software codesign in the COBRA project

CODES '94 Proceedings of the 3rd international workshop on Hardware/software co-design

Reducing the complexity of ILP formulations for synthesis

ISSS '97 Proceedings of the 10th international symposium on System synthesis
Codex-dp: co-design of communicating systems using dynamic programming

DATE '99 Proceedings of the conference on Design, automation and test in Europe
Integrated hardware-software co-synthesis for design of embedded systems under power and latency constraints

Proceedings of the conference on Design, automation and test in Europe
Modular domain-specific implementation and exploration framework for embedded software platforms

Proceedings of the 42nd annual Design Automation Conference
Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip

Proceedings of the conference on Design, automation and test in Europe: Proceedings
An ILP formulation for system-level application mapping on network processor architectures

Proceedings of the conference on Design, automation and test in Europe
ILP and heuristic techniques for system-level design on network processor architectures

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Communication-aware stochastic allocation and scheduling framework for conditional task graphs in multi-processor systems-on-chip

EMSOFT '07 Proceedings of the 7th ACM & IEEE international conference on Embedded software
A fast and accurate technique for mapping parallel applications on stream-oriented MPSoC platforms with communication awareness

International Journal of Parallel Programming - Special Issue on Multiprocessor-based embedded systems
Resource Management Policy Handling Multiple Use-Cases in MPSoC Platforms Using Constraint Programming

ICLP '08 Proceedings of the 24th International Conference on Logic Programming
Stochastic allocation and scheduling for conditional task graphs in multi-processor systems-on-chip

Journal of Scheduling
Pipelining-based tradeoffs for hardware/software codesign of multimedia systems

EURO-PDP'00 Proceedings of the 8th Euromicro conference on Parallel and distributed processing
A survey on application mapping strategies for Network-on-Chip design

Journal of Systems Architecture: the EUROMICRO Journal
Reducing the solution space of optimal task scheduling

Computers and Operations Research

Quantified Score

Hi-index	0.00

Visualization

Abstract