Defects, Yield, and Design in Sublithographic Nano-electronics

  • Authors:
  • Mehdi B. Tahoori

  • Affiliations:
  • Northeastern University, Boston, MA

  • Venue:
  • DFT '05 Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
  • Year:
  • 2005

Quantified Score

Hi-index 0.00

Visualization

Abstract

It is anticipated that defect densities in bottom-up self-assembled nanotechnology are much higher than those in conventional VLSI technologies. Therefore, defect tolerance needs to be included in various steps of the design automation flow. In this paper, a new defect tolerant flow is proposed and a new yield metric, based on this flow, is defined. This metric is evaluated for various molecular crossbars with different defect densities. Test and diagnosis of molecular crossbars, as the main building blocks in this technology, are also investigated.