Technology, performance, and computer-aided design of three-dimensional integrated circuits
Proceedings of the 2004 international symposium on Physical design
A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy
Proceedings of the 43rd annual Design Automation Conference
Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
Strategies for improving the parametric yield and profits of 3D ICs
Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Parametric yield management for 3D ICs: Models and strategies for improvement
ACM Journal on Emerging Technologies in Computing Systems (JETC)
Towards a methodology for analysis of interconnect structures for 3D-integration of micro systems
Analog Integrated Circuits and Signal Processing
An analysis of on-chip interconnection networks for large-scale chip multiprocessors
ACM Transactions on Architecture and Code Optimization (TACO)
Reduction of substrate noise in sub clock frequency range
IEEE Transactions on Circuits and Systems Part I: Regular Papers
A qualitative security analysis of a new class of 3-d integrated crypto co-processors
Cryptography and Security
Compact lateral thermal resistance modeling and characterization for TSV and TSV array
Proceedings of the International Conference on Computer-Aided Design
| Hi-index | 0.00 |
A key enabler for 3D technologies is the ability to stack chips and buildinterconnects that connect circuitry in different layers of the stack. This articlepresents a technology overview of how to achieve this goal in a 3D fabricationprocess. It also shows measurements for characterizing these interconnects.