Efficient early stage resonance estimation techniques for C4 package

Authors:
Jin Shi;Yici Cai;Shelton X-D Tan;Xianlong Hong
Affiliations:
Tsinghua University, Beijing, P.R.China;Tsinghua University, Beijing, P.R.China;University of California at Riverside, CA;Tsinghua University, Beijing, P.R.China
Venue:
ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Year:
2006

Citing 7
Cited 2

Efficient large-scale power grid analysis based on preconditioned krylov-subspace iterative methods

Proceedings of the 38th annual Design Automation Conference
Random walks in a supply network

Proceedings of the 40th annual Design Automation Conference
Deterministic Clock Gating for Microprocessor Power Reduction

HPCA '03 Proceedings of the 9th International Symposium on High-Performance Computer Architecture
P/G Pad Placement Optimization: Problem Forumulation for Best IR Drop

ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Impact of On-chip Inductance on Power Distribution Network Design for Nanometer Scale Integrated Circuits

ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Fast flip-chip power grid analysis via locality and grid shells

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
A multigrid-like technique for power grid analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Predicting the worst-case voltage violation in a 3D power network

Proceedings of the 11th international workshop on System level interconnect prediction
Efficient power network analysis considering multidomain clock gating

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we study the relationship between C4 package resonance effects and logical switching timing correlations, which has not been thoroughly investigated in the past. We show that improper logic designs with some special timing correlations can lead to adverse large voltage drops, which are due to resonance effects in the widely used C4 package. We first present the numerical analysis results on industry C4 package circuits to demonstrate resonance phenomenon. Then we propose a simple algorithm to compute the worst-case logical timing correlations among cells leading to resonance. Finally, we develop an efficient technique in early logic design stage to estimate the resonance risk. Experiment results demonstrate the effectiveness of the proposed method for the accurate prediction of the resonance effect in C4 package.