Pessimism Reduction In Static Timing Analysis Using Interdependent Setup and Hold Times

Authors:
Emre Salman;Eby G. Friedman;Ali Dasdan;Feroze Taraporevala;Kayhan Kucukcakar
Affiliations:
University of Rochester;University of Rochester;Synopsys, Inc., Mountain View, CA;Synopsys, Inc., Mountain View, CA;Synopsys, Inc., Mountain View, CA
Venue:
ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Year:
2006

Citing 1
Cited 6

Computational geometry: an introduction

Computational geometry: an introduction

Rapid and accurate latch characterization via direct Newton solution of setup/hold times

Proceedings of the conference on Design, automation and test in Europe
Interdependent latch setup/hold time characterization via Euler-Newton curve tracing on state-transition equations

Proceedings of the 44th annual Design Automation Conference
Methodology to achieve higher tolerance to delay variations in synchronous circuits

Proceedings of the 20th symposium on Great lakes symposium on VLSI
Timing modeling of flipflops considering aging effects

PATMOS'11 Proceedings of the 21st international conference on Integrated circuit and system design: power and timing modeling, optimization, and simulation
Iterative timing analysis considering interdependency of setup and hold times

PATMOS'11 Proceedings of the 21st international conference on Integrated circuit and system design: power and timing modeling, optimization, and simulation
Utilizing interdependent timing constraints to enhance robustness in synchronous circuits

Microelectronics Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

A methodology is proposed for interdependent setup time and hold time characterization of sequential circuits. Integrating the methodology into an industrial sign-off static timing analysis tool is described. The proposed methodology prevents optimism and reduces unnecessary pessimism, both of which exist due to independent characterization. Furthermore, the tradeoff between interdependent setup and hold times is exploited to significantly reduce slack violations. These benefits are validated using industrial circuits and tools.