Information Theoretic Capacity of Long On-chip Interconnects in the Presence of Crosstalk

Authors:
Rohit Singhal;Gwan S. Choi;Rabi Mahapatra
Affiliations:
Texas A & M University, College Station, TX;Texas A & M University, College Station, TX;Texas A & M University, College Station, TX
Venue:
ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Year:
2006

Citing 5
Cited 5

Information Theory and Reliable Communication

Information Theory and Reliable Communication
Analysis and Avoidance of Cross-Talk in On-Chip Buses

HOTI '01 Proceedings of the The Ninth Symposium on High Performance Interconnects
Crosstalk Noise Estimation for Generic RC Trees

ICCD '01 Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors
Power analysis of system-level on-chip communication architectures

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Area and Energy-Efficient Crosstalk Avoidance Codes for On-Chip Buses

ICCD '04 Proceedings of the IEEE International Conference on Computer Design

Information theoretic approach to address delay and reliability in long on-chip interconnects

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
The impact of variability on the reliability of long on-chip interconnect in the presence of crosstalk

Proceedings of the 2008 international workshop on System level interconnect prediction
Data handling limits of on-chip interconnects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Robust interconnect communication capacity algorithm by geometric programming

Proceedings of the 2009 international symposium on Physical design
Information theoretic modeling and analysis for global interconnects with process variations

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a framework for calculating the data capacity of long on chip interconnects. This framework is based on the Shannon's capacity theorem. The extension of this theorem into Binary Symmetric Channels (BSC) is studied and applied to the VLSI Interconnects. This paper presents a simulation study that shows the variation of capacity with a variety physical and operating conditions of long wires. The results show that the operating frequency, that was arrived at using a worst case delay analysis, can be vastly increased through use of error correction coding. This capacity can also be used as a benchmark for evaluation of coding schemes on interconnects.