Models of Computation for Networks on Chip

Authors:
Axel Jantsch
Affiliations:
Royal Institute of Technology, Stockholm, Sweden
Venue:
ACSD '06 Proceedings of the Sixth International Conference on Application of Concurrency to System Design
Year:
2006

Citing 0
Cited 10

An Analytical Approach for Dimensioning Mixed Traffic Networks

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
CoMPSoC: A template for composable and predictable multi-processor system on chips

ACM Transactions on Design Automation of Electronic Systems (TODAES)
A formal approach to the verification of networks on chip

EURASIP Journal on Embedded Systems
Formal models for multicast traffic in network on chip architectures with compositional high-level Petri nets

ICATPN'07 Proceedings of the 28th international conference on Applications and theory of Petri nets and other models of concurrency
aelite: a flit-synchronous network on chip with composable and predictable services

Proceedings of the Conference on Design, Automation and Test in Europe
Simulation framework for early phase exploration of SDR platforms: a case study of platform dimensioning

Proceedings of the Conference on Design, Automation and Test in Europe
Design and implementation of an operating system for composable processor sharing

Microprocessors & Microsystems
Multi-granularity noc simulation framework for early phase exploration of SDR hardware platforms

PATMOS'09 Proceedings of the 19th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
System scenarios-based architecture level exploration of SDR application using a network-on-chip simulation framework

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Synchronous Data Flow Graphs (SDFGs) are a useful tool for modeling and analyzing embedded data flow applications, both in a single processor and a multiprocessing context or for application mapping on platforms. Throughput analysis of these SDFGs is ...