A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH

Authors:
Hayden Kwok-Hay So;Artem Tkachenko;Robert Brodersen
Affiliations:
University of California, Berkeley;University of California, Berkeley;University of California, Berkeley
Venue:
CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Year:
2006

Citing 7
Cited 4

Interface-based design

DAC '97 Proceedings of the 34th annual Design Automation Conference
Hardware-software co-design of embedded systems: the POLIS approach

Hardware-software co-design of embedded systems: the POLIS approach
PROGRAPE-1: A Programmable Special-Purpose Computer for Many-Body Simulations

FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
Rapid Design and Analysis of Communication Systems Using the BEE Hardware Emulation Environment

RSP '03 Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP'03)
BEE2: A High-End Reconfigurable Computing System

IEEE Design & Test
Design and Programming of Embedded Multiprocessors: An Interface-Centric Approach

CODES+ISSS '04 Proceedings of the international conference on Hardware/Software Codesign and System Synthesis: 2004
Design and verification of systemc transaction-level models

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

FPGA-based adaptive computing for correlated multi-stream processing

Proceedings of the Conference on Design, Automation and Test in Europe
Closed-loop--based self-adaptive Hardware/Software-Embedded systems: Design methodology and smart cam case study

ACM Transactions on Embedded Computing Systems (TECS)
Using partial reconfiguration and message passing to enable FPGA-based generic computing platforms

International Journal of Reconfigurable Computing - Special issue on Selected Papers from the International Conference on Reconfigurable Computing and FPGAs (ReConFig'10)
A comprehensive integration infrastructure for embedded system design

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a hw/sw codesign methodology based on BORPH, an operating system designed for FPGA-based reconfigurable computers (RC's). By providing native kernel support for FPGA hardware, BORPH offers a homogeneous UNIX interface for both software and hardware processes. Hardware processes inherit the same level of service from the kernel, such as file system support, as typical UNIX software processes. Hardware and software components of a design therefore run as hardware and software processes within BORPH's run-time environment. The familiar and language independent UNIX kernel interface facilitates easy design reuse and rapid application development. Performance of our current implementation and our experience with developing a real-time wireless digital signal processing system based on BORPH will be presented.