The Evolution of Instruction Sequencing

Authors:
Robert F. Krick;Apostolos Dollas
Affiliations:
Duke Univ., Durham, NC;Duke Univ., Durham, NC
Venue:
Computer - Special issue on instruction sequencing
Year:
1991

Citing 12
Cited 3

Bulldog: a compiler for VLSI architectures

Bulldog: a compiler for VLSI architectures
The hardware architecture of the CRISP microprocessor

ISCA '87 Proceedings of the 14th annual international symposium on Computer architecture
Reducing the Branch Penalty in Pipelined Processors

Computer
Performance tradeoffs in cache design

ISCA '88 Proceedings of the 15th Annual International Symposium on Computer architecture
Program optimization for instruction caches

ASPLOS III Proceedings of the third international conference on Architectural support for programming languages and operating systems
Limits on multiple instruction issue

ASPLOS III Proceedings of the third international conference on Architectural support for programming languages and operating systems
The case for the sustained performance computer architecture

ACM SIGARCH Computer Architecture News
Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers

IEEE Transactions on Computers
Machine organization of the IBM RISC System/6000 processor

IBM Journal of Research and Development
Cache Memories

ACM Computing Surveys (CSUR)
Hardware/software tradeoffs for increased performance

ASPLOS I Proceedings of the first international symposium on Architectural support for programming languages and operating systems
Design of a Computer—The Control Data 6600

Design of a Computer—The Control Data 6600

Effects of building blocks on the performance of super-scalar architecture

ISCA '92 Proceedings of the 19th annual international symposium on Computer architecture
Extraction of massive instruction level parallelism

ACM SIGARCH Computer Architecture News
Predicting and Precluding Problems with Memory Latency

IEEE Micro

Quantified Score

Hi-index	0.00

Visualization

Abstract

The three distinct phases that constitute the sequencing of an instruction are determining the memory address that contains the instruction, fetching the instruction from memory, and executing the instruction. The evolution of instruction sequencing is traced, with attention focused on the influence of the available technology on the minimum time required for each of these phases and the resulting design decisions. Rather than absolute system performance. the interrelationship of these critical parameters is examined. Memory bandwidth, instruction buffers, caches, and the impact of reduced-instruction-set computers (RISCs) are discussed. Recent innovations are described, and the options and constraints that designers face with respect to future developments are evaluated.