NostraXtalk: a predictive framework for accurate static timing analysis in udsm vlsi circuits

Authors:
Debasish Das;Ahmed Shebaita;Yehea Ismail;Hai Zhou;Kip Killpack
Affiliations:
Northwestern University, Evanston, IL;Northwestern University, Evanston, IL;Northwestern University, Evanston, IL;Northwestern University, Evanston, IL;Northwestern University, Evanston, IL
Venue:
Proceedings of the 17th ACM Great Lakes symposium on VLSI
Year:
2007

Citing 8
Cited 3

Bounded fixed point iteration

POPL '92 Proceedings of the 19th ACM SIGPLAN-SIGACT symposium on Principles of programming languages
On switch factor based analysis of coupled RC interconnects

Proceedings of the 37th Annual Design Automation Conference
Coupling-driven bus design for low-power application-specific systems

Proceedings of the 38th annual Design Automation Conference
Miller factor for gate-level coupling delay calculation

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Refining switching window by time slots for crosstalk noise calculation

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Interconnect and noise immunity design for the Pentium 4 processor

Proceedings of the 40th annual Design Automation Conference
A timing model incorporating the effect of crosstalk on delay and its application to optimal channel routing

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Timing analysis with crosstalk is a fixpoint on a complete lattice

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Pessimism reduction in coupling-aware static timing analysis using timing and logic filtering

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Pessimism reduction in coupling-aware static timing analysis using timing and logic filtering

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
FA-STAC: An algorithmic framework for fast and accurate coupling aware static timing analysis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a predictive framework for accurate static timing analysis in UDSM VLSI circuits. As technology scales to smaller dimensions, coupling capacitances are becoming a critical factor in signal integrity analysis. Coupling capacitances contribute to the noise and play a seminalrole in determining the timing windows of a circuit. Accuratean alysis of coupling effects is indispensable for meaning fulstatic timing and signal integrity analysis. Our proposed framework presents a Directed Search technique to calculate accurate coupling effects. We performed experiments on theISCAS'85 benchmarks and present the accuracy improvement up-to 45.5% compared to existing approaches. We also show that our framework decreased cell delay look-uptable accesses up-to 64.8%. Our results present the coupling effect on static timing analysis.